Abstract-In this paper, we have systematically investigated the effect of lateral asymmetric doping on the MOS transistor capacitances and compared their values with conventional (CON) MOSFETs. Our results show that, in lateral asymmetric channel (LAC) MOSFETs, there is nearly a 10% total gate capacitance reduction in the saturation region at the 100-nm technology node. We also show that this reduction in the gate capacitance contributes toward improvement in , max , and RF current gain, along with an improved transconductance in these devices. Our results also show that reduced short-channel effects in LAC devices improve the RF power gain. Finally, we report that the lateral asymmetric channel doping gives rise to a lower drain voltage noise spectral density compared to CON devices, due to the more uniform electric field and electron velocity distributions in the channel.
The Effect of LAC Doping on Deep Submicrometer
Transistor Capacitances and its Influence on Device RF Performance
I. INTRODUCTION
O VER A PERIOD of twenty years, CMOS devices have been scaled down to the sub-100-nm regime based on the electric field scaling principles. This continuous scaling of the transistor dimensions has made silicon CMOS technology viable for high-performance logic and memory applications. Also, with scaling of the device dimensions into the sub-100-nm regime, the transistors have achieved cutoff frequencies in the range of several GHz, making CMOS technology suitable for wireless communications and other RF applications [1] - [7] . However, undesirable short-channel effects, the mobility degradation and increased parasitic capacitances drastically reduce the device transconductance, voltage gains and noise performance making the scaled technologies unsuitable for analog/RF applications [8] - [11] .
In order to overcome the above mentioned undesirable effects, quite a few researchers have looked at lateral asymmetric channel (LAC) or single halo (SH) devices for high performance analog and mixed signal applications [12] - [19] . However, a complete understanding of transistor capacitances and the RF performance tradeoffs in these MOSFETs is required for device optimization for system-on-chip applications. This work, for the first time, analyzes the capacitances in asymmetrically doped MOSFETs and evaluates the performance tradeoffs with these technologies in the RF regime with extensive process, and device simulations. The results are compared with conventional (CON) CMOS technologies. In Section II, we discuss the simulation details while the device capacitances in aggressively scaled LAC MOSFETs are discussed in Section III. The effect of lateral asymmetric channel doping on the device RF performance is explored in Section IV. Simulation results on the device noise are reported in Section IV-C and correlated with the asymmetric channel doping present in these MOSFETs. Finally, Section V concludes this work summarizing the important findings.
II. SIMULATION SETUP
In this section, the simulation structures of LAC and CON MOS transistors are discussed. The process flow for LAC MOSFETs is identical to that of conventional MOSFETs except for the threshold adjust implant, which is done through a tilted angle implantation from the source side, after the gate electrode formation [16] . Pocket implant parameters such as dose, energy, and tilt angle are optimized in order to maximize the device performance parameters. These optimized devices are used for estimating the RF performance trends in Section IV. All the two-dimensional (2-D) simulations have been carried out using ISE TCAD. DIOS process simulator was used for simulating the device structure; MDRAW tool is used for making the simulation grids and DESSIS tool is used for device simulations [20] . Energy balance models are used for device simulations in order to account for the nonlocal effects. In order to take surface quantization effects into account, Van-Dorts model is used for device simulations. The device models and their constants are adjusted to match the device experimental data down to 200 nm. For the LAC MOSFETs used in simulations, the pocket has been realized (boron for n-MOSFETs and arsenic for p-MOSFETs) at a tilt angle implantation of 7 . The standard threshold adjust implant has been done with BF for CON devices. For both CON and LAC devices, the implantation dose is adjusted to achieve an identical of 0.2 V.
III. DEVICE CAPACITANCES
In this section, the effect of LAC doping on MOS transistor capacitances is discussed. Unless otherwise specified, for all the comparison studies involving CON and LAC MOSFETs, the has been adjusted to be identical for the two technologies. All the capacitances are extracted at a current bias of 100 . For all the devices transistor width is taken as 1 m. All the capacitances have been extracted from the small signal ac device simulations at a frequency of 10 MHz. Fig. 1 (a) and (b) show the device gate-to-source ( ) and gate-to-drain ( ) capacitances as a function of drain voltage. The device cross sections, the channel doping profiles, and the inversion charge distribution for LAC and CON devices along the channel are shown in the inset for a gate length of 0.1 m ( is around 80 nm) device at a current bias of 100 . All the other technology parameters are adjusted according to the International Technology Roadmap for Semiconductors (ITRS) roadmap [21] . The characteristics show that the capacitance of LAC MOSFETs in the forward mode (heavily doped pocket at the source side) is considerably lower than that of CON device. This is because, in LAC devices reduced charge is injected by the source for an incremental voltage change due to the heavily doped pocket present at the source. This will result in a reduced gate charge as is simply the charge coupled through gate dielectric by . Hence, , which is is lower, compared to the CON devices. Similarly, the capacitance of LAC devices is higher compared to CON devices as shown in Fig. 1(b) due to the lower doping at the drain. This arises because, the charge collected by the drain for an incremental voltage change of increases in LAC devices making to be higher. However, it can be seen from the variation as a function of drain bias that, this increase in is more in the linear region of operation while it is less significant in the saturation region due to channel pinchoff. The carrier concentration at the drain side in the pinchoff condition can be observed from the inversion charges plotted along the channel for both CON and LAC MOSFETs in the inset shown in Fig. 1(b) . Fig. 2(a) shows the device as a function of drain voltage at a biasing current of 100 with different gate oxide thicknesses. It can be seen clearly that the gate-to-source capacitances decrease in LAC MOSFETs as the gate oxide thickness is scaled down making these devices suitable for deeply scaled RF circuits. To explain this, one can represent the gate-to-source/drain equivalent capacitances pictorially as shown in the inset of Fig. 2(b) . Here, is the parasitic capacitance due to the gate-to-source overlap, is the oxide gate capacitance, is the inversion layer resistance, and is the fictitious capacitance to represent the charge injected by the source for an incremental change in source voltage. It can be noticed that is higher for LAC devices due to the lower depletion depths (higher channel doping) at the source Fig. 3 . Gate-to-source (C ) capacitance and gate-to-drain (C ) capacitances as a function of drain voltage for different peak channel doping (doping at source) concentrations for CON and LAC devices. The I is fixed at 100 A.
side. Hence, assuming this resistance to be large enough, the equivalent capacitance can be represented as (1) which makes the total gate-to-source capacitance lower in LAC MOSFETs with aggressively scaled oxide thicknesses. Nearly a 10% reduction in can be observed at all the drain voltages with LAC devices. Fig. 2(b) shows the gate-to-drain capacitance as a function of drain voltage at the same biasing current for the devices with an oxide thickness of 1.5 and 3 nm. In the same plot is also shown (right axis) the total gate capacitance ( ) as a function of drain voltage for the device with an oxide thickness of 1.5 nm. The increased gate-to-drain capacitance in LAC devices is due to the increased inversion charge concentration at the drain side because of the lower local in this region. The increased inversion charge increases the in this region making to be higher, which can be seen from the (1). However due to the channel pinchoff, the gate-to-drain capacitance tends to be similar for both the devices in the saturation region, as discussed earlier. Nearly a 10% lower gate parasitic capacitance is observed with lateral asymmetric channel profiles in the saturation region of operation, as shown in Fig. 2(b) , which is primarily due to the reduction in the component. This increases the current gains in the RF operating range. The effect of this capacitance on the RF performance of MOSFETs is discussed in the subsequent sections. We have also observed that LAC doping results in higher values of for these devices compared to CON devices. This is due to the higher body effect observed in these devices, as reported earlier [22] . Fig. 3 shows the gate-to-source capacitance and gate-to-drain capacitance as a function of drain voltage for LAC devices with various peak channel doping concentrations (doping at the source). This shows that as the peak channel doping is increased the capacitance [in Fig. 2(b) inset] reduces due to the reduced inversion charge at the source, which reduces the net gate-to-source capacitance, as can be seen from the (1). One can notice that the device designed with a narrow and a higher pocket doping can give rise to an overall reduction of the device capacitances, in spite of a small increase in . For the same biasing current, as the peak channel doping is increased, channel charge at the drain increases. This is because the device is becoming more strongly inverted near the drain side, which makes the and, hence, at the drain to be higher. This increases the for LAC devices. However, one can notice a lesser increase in values in the saturation region, for reasons explained earlier. Lower peak channel doping makes the LAC devices behave more like a conventional device, resulting in identical capacitances. Fig. 4 shows the drain-to-body ( ) and source-to-body ( ) capacitances for the two technologies (LAC and CON) as a function of drain voltage at a biasing current of 100 . From Fig. 4 , it can be seen that the and capacitances are considerably higher for LAC devices due to the higher body effect in these MOSFETs as reported earlier, because of the larger peak doping at the source [22] . As the inversion charge profile along the channel is uniform, as shown in the inset of Fig. 1(b) , the body-effect factor dV dV is larger than that of CON device. This makes (which is given by ) of LAC device to increase causing a similar increase in [23] . The higher body effect in these devices makes them suitable for dynamic threshold MOS (DTMOS) circuits.
IV. DEVICE RF PERFORMANCE ASPECTS
In the following sections, the effect of lateral asymmetric channel doping on the device RF performance is explored with extensive device simulations and compared with CON devices. For the simulations, all the technology parameters are kept identical for CON and LAC MOSFETs except for the channel doping profiles. Poly-Si gate electrode with doping equal to that of source/drain implantations is used for both the devices. Silicidation process is used for source/drain to reduce their contact resistance. In order to fully analyze the RF device behavior up to the GHz range, high-frequency -parameter simulations have been carried out over a frequency range 1 to 100 GHz, using DESSIS device simulator. From these Table I.   TABLE I  TECHNOLOGY PARAMETERS AND VOLTAGE SCALING USED FOR CIRCUIT AND  DEVICE SIMULATIONS simulated -parameters, various high-frequency parameters can be plotted, such as the current gain, maximum available power gain (MAG), and the voltage gain. Other figures of merit studied in the literature include unity gain cutoff frequency: , and , the transit frequency of the unilateral power gain [23] .
corresponds also to the transit frequency of the maximum available power gain that includes the contribution from the gate resistance, which degrades the high frequency noise performance, another important parameter for low-noise applications. All of these parameters are systematically looked at in this work.
A. ,
Using normal equivalent circuit approach, we can express and as follows [23] :
where is the gate-to-source input capacitance, and are the gate and source resistances, respectively, is the gate-to-drain capacitance, and is the gate-to-drain overlap capacitance. All these equivalent circuit elements include both the intrinsic elements, which take care of the core of the transistor, and thus are dependent on the bias and the size of the active area, and the extrinsic elements, which are supposed to be independent of bias, but scale with the active area. As shown in (2) , depends strongly on the total gate capacitance, while , as shown in (3) also depends on the source and gate parasitic resistances. Fig. 5(a) shows the extracted values of and as a function of bias current for 0.1 m gate length device at a drain bias of 0.6 V with the transistor width taken as 1 m. LAC devices show considerable improvement in these values due to the increased transconductance [22] , reduced and drain conductance . Fig. 5(b) shows device and as a function of drain voltage for a fixed current bias of 100
. Reduced value of for LAC devices results in an improvement in these parameters. We can see that, for identical operating and , frequencies, the LAC devices need reduced circuit headroom allowing for the higher signal swings. Fig. 5(c) shows the effect of technology scaling on the device cutoff frequencies and for both the devices at a constant current biasing of 100 . The device parameters for different technologies are adjusted according to Table I . In each case the transistor is biased at , with scaled as shown in Table I . The transistor width is taken as 1 m. One can see a nearly 15% to 20% improvement in the and values with aggressively scaled LAC devices.
B. Current Gain, Voltage Gain, and Maximum Available Power Gain
Figs. 6-8 show the device RF characteristics such as the current gain, voltage gain, and the MAG in decibels as a function of frequency, bias current, and drain bias respectively. Fig. 9 shows the effect of technology scaling on these parameters, with the technology parameters chosen as given in Table I . All these results are obtained with high frequency -parameter simulations. One can see for the LAC devices that, at m, , GHz and , the increase in current gain can be as high as 15%. The main reason for this is due to the reduced and increased because of the LAC doping. Though there is not much improvement in the voltage gains at these frequencies, we have observed nearly a factor of two improvement in the voltage gains at lower frequencies, which is consistent with the earlier reported work [22] . Due to The technology parameters and the supply voltage are chosen according to the SIA RF roadmap given in Table I. higher values of associated drain capacitances, the drain admittance becomes more and hence the high frequency voltage gain improvement becomes less significant. Also, it can be seen that there is almost a 15% improvement in MAG values with LAC devices up to about 10 GHz. Effect of mobility degradation on RF current gain of the devices can be seen in Fig. 7 . However, the degradation in the voltage gain and, hence, degradation in MAG is more than that of current gain, as the devices are biased more into the triode region. One can notice the optimum bias current with which the performance parameters can be maximized. This improvement can be seen at all channel lengths. For frequencies above 10 GHz, the increased gate-to-drain capacitance in LAC MOSFETs reduces the overall performance improvement.
C. Device Noise at RF Frequencies
In this section, the high-frequency thermal noise of both CON and LAC devices is discussed. This noise is estimated in DESSIS based on a statistical carrier analysis using Greens function approach to impedance field method (IFM) [24] . Generation-recombination noise model, which accounts for the local current density fluctuations and diffusion noise model, which accounts for the local carrier velocity fluctuations caused by phonon and impurity scatterings, are used for the device simulations [25] , [26] . Fig. 10 shows the drain voltage noise spectral density as a function of frequency, bias current, and drain voltage for both CON and LAC devices and its scaling for all the devices as given in Table I . The different plots in Fig. 10 give the information about the tradeoff between speed, signal swing, noise, Table I. power dissipation, and area for deeply scaled devices with and without the LAC doping. For the entire set of noise simulations device width is taken as 1 m. As the noise at these frequencies is mainly a thermal noise, the reported noise trends are as expected. One can notice the increase of noise level as the channel length increases due to an increase in scattering events and noise factor due to nonquasi-staticity, as the frequency is fixed at 10 GHz for all the devices. However, one can observe bell-shaped curves of noise voltage variation with bias current due to two contradicting effects, one being an increased number of carriers, and the other being the nature of averaging. All the results clearly show that there is a reduction in the noise level of LAC devices compared to CON devices. This can be attributed to the more uniform electric field in LAC devices compared to CON devices [18] . This also gives rise to a more uniform channel electron velocity distribution for LAC devices as shown in Fig. 11 . As the variance of the electron velocity is lower for LAC devices, it results in a lower current fluctuation making the drain voltage noise spectral density to be lower. This shows the potential of LAC devices for high-performance, low-noise analog/RF applications. 
V. CONCLUSION
In this paper, we have systematically investigated the effect of lateral asymmetric channel doping on the transistor capacitances and their influence on the transistor RF performance. As shown in this work, over 10% net gate capacitance reduction can be achieved in the saturation region using the LAC technologies for sub-100-nm MOSFETs. This reduced gate capacitance increases the and by about 20% and the current gain by 15%-20% at RF frequencies. Also, reduced short-channel effects and improved transconductance with LAC devices give rise to an improvement in the RF power gain by up to 15% at all the technology nodes studied. It has been observed that LAC devices exhibit a more uniform channel electric field and channel electron velocity distribution, which results in a lower noise spectral density compared to CON devices. These results therefore show the potential of LAC technologies for low noise, high-performance RF applications.
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